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Abstract—This paper presents the design implementation and
experimental characterization of an adaptive Low Noise Am-
plifier (LNA) intended for multi-standard Radio Frequency
(RF) wireless transceivers. The circuit —fabricated in a 90-
nm CMOS technology— is a two-stage inductively degenerated
common-source topology that combines PMOS varactors with
programmable load to make the operation of the circuit contin-
uously tunable. Practical design issues are analyzed, considering
the effect of circuit parasitics associated to the chip package
and integrated inductors, capacitors and varactors. Experimen-
tal measurements show a continuous tuning of NF and S-
parameters within the 1.75-2.23GHz band, featuring NF<3.7dB,
S21 >19.6dB and IIP3> −9.8dBm, with a power dissipation <
23mW from a 1-V supply voltage. 1
I. INTRODUCTION
The integration of increasingly complex Radio Frequency
(RF) front-end circuits into mainstream nanometer CMOS
technologies imposes a number of challenges and trade-offs
that makes their design a key issue to guarantee the quality of
service of the resulting wireless hand-held terminals. Among
other RF building blocks, the design of the Low Noise
Amplifier (LNA) is particularly critical due to its early position
at the very beginning of the receiver chain, what makes this
circuit a limiting factor in the overall system performance [1].
The difficulty of designing nanometer CMOS LNAs is
aggravated in the case of multi-standard applications, in which
these circuits must operate over different frequency ranges,
whereas keeping reduced number of passive circuit elements
to increase integration [2]. As a consequence, most reported
multi-standard LNAs increase the number of integrated passive
elements (basically capacitors and inductors) as compared to
their mono-standard counterparts [3]–[5]. Therefore, the sili-
con area – mainly occupied by those elements – is not clearly
reduced as compared to using switchable mono-standard LNAs
[6].
The work in this paper contributes to this topic and presents
the practical implementation and experimental measurements
of a continuously reconfigurable CMOS LNA. The circuit
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adapts its performance to the requirements of different stan-
dards without increasing the number of inductors as compared
to a typical mono-standard LNA. It employs a two-stage
topology with programmable load to separately control the
input impedance, Noise Figure (NF) and signal gain. A PMOS-
varactor based tuning network is used in both stages in order
to make the resonance frequency continuously programmable
without penalizing the LNA noise performance. Experimental
measurements demonstrate a correct operation of the circuit.
II. LNA TOPOLOGY AND CIRCUIT ANALYSIS
Fig. 1 shows the complete schematic of the proposed
LNA, which consists of a two-stage topology with separate
tuning networks. The input stage is an inductively degenerated
common-source structure — using bonding inductor Ls— to
provide a specified real part for the input impedance and signal
gain at a given frequency. Programmable biasing is used to
separately control the real part of the load of both stages,
implemented by transistors MpNF2 and MpGAIN2. In this
way, NF and forward gain, S21 , can be individually con-
trolled by diode-connected transistors MpNF1 and MpGAIN1,
respectively. Thus, the drain current of these transistors, IbNF
and IbGAIN, are adapted to properly biasing the gate of
MpNF2 and MpGAIN2, with reduced power dissipation.
The noise factor (F) and input impedance, Zin, of the LNA
are approximately given by [1]:
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Fig. 1. Schematic of the proposed adaptive LNA.
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with c being the correlation factor; δ and γ are technology
parameters; RRF is the RF source resistance; gdsn1, gmn1 and
Cgsn1 are respectively the small-signal drain-source conduc-
tance, transconductance and gate-source capacitance of Mn1.The tuning mechanism of the LNA is achieved by varying
the resonance frequencies of the passive input- and output-
tuning networks, respectively given by:
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where Cg and Cl are implemented by accumulation PMOS
varactors.
III. PRACTICAL DESIGN ISSUES
The above analysis assumed ideal circuit elements, partic-
ularly varactors and inductors. In practice, circuit parasitics
cause these elements to behave as RLC filters that may
severely degrade the performance of the LNA [1]. This is
specially important in the case of reconfigurable/adaptive RF
circuits like the one reported in this paper, because of the many
different specifications to be covered by the same circuit.
A. Analysis of Circuit Parasitics
In order to evaluate the impact of circuit parasitics, main
figures were analyzed replacing every inductor and varactor
with the equivalent circuit shown in Fig. 2 [1]. As a result, a
more realistic expression for the input impedance is found,
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Fig. 2. Equivalent RLC circuit for (a) inductors and (b) varactors.
Replacing the inductors and varactors in Fig. 1 with the
circuits shown in Fig. 2, the expression of S21 results in:
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RL is the load resistance; gmn2 and Cgsn2 are respectively the
small-signal transconductance and gate-source capacitance of
Mn2.
B. Chip package parasitics
The above expressions have been used in combination with
electrical simulations using Cadence SpectreRF to design the
LNA. For that purpose, the circuit in Fig. 3 was used. This
circuit includes the package and the external components to
be included in the PCB. A 4mmx4mm 12-pin QFN plastic
package has been used. This package has been modeled
using Cadence PKG tool in order to take into account their
associated parasitics during the design process.
IV. EXPERIMENTAL RESULTS
The LNA has been designed to fulfill the requirements of a
multi-standard wireless direct-conversion receiver considering
a continuously-tuned operating frequency within the 1.75-2.23
GHz band. The circuit was implemented using a 90-nm CMOS
technology with a single 1-V supply voltage. Fig. 4(a) shows
a microphotograph of the chip highlighting their main parts,
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Fig. 3. Equivalent circuit of the chip package.
namely integrated inductors, capacitors, PMOS varactors and
CMOS active area. Integrated inductors have octagonal shape
with a patterned ground shield. Input/output capacitors are
implemented by M-O-M structures, which are based on the
combination of stacked and finger metal-metal capacitors. All
pads are Electrostatic Discharged (ESD) protected. The die
area, including pads, is 1.8 mm2, with the core occupying 1.0
mm2. As usual, a significant portion of this area is used by
integrated inductors. However, in this circuit, and contrary to
most reported multi-standard LNAs, the number of inductors
is not increased as compared to the mono-standard case, with
the subsequent area saving. The chip has been tested using the
PCB shown in Fig. 4(b), that includes the necessary filtering
for biasing and power supplies as well as off-chip resistors
and connectors for the instruments.
Fig. 5 shows the measured NF vs. input frequency corre-
sponding to different values of tuned frequencies, demonstrat-
ing the reconfigurability capability of the proposed circuit with
a programmable NF within the band of interest. The overall
minimum value is 2.5dB, obtained at 1GHz.Reconfiguration of
S-parameters is illustrated in Fig. 6, whereas input reflection
coefficient, S11 (Fig. 6(a)) and forward gain, S21 (Fig. 6(b))
are shown. The value of S21 varies from 19.8dB at 2.23GHz
to 23.4dB at 1.9GHz, whereas S11 is always below −10dB.
Note that —although not shown in Fig. 6 for the sake of
clarity— the operation of the circuit can be continuously tuned
within the band of interest, 1.75-2.23GHz. This feature is a
direct consequence of using PMOS varactors in the resonant
tank, providing approximately 500-MHz tuning range. Indeed,
this is a peculiarity of the presented chip as compared to
previously reported multi-standard LNAs, mostly based on
using switchable LC tanks to select the operating frequency in
a discrete way and using varactors to fine tuning the selected
band. On the contrary, the proposed LNA achieves a coarse
continuous frequency tuning capability, just using varactors.
Indeed, this is a first step towards using a tuning frequency
range of several GHz —required in future software radios.
The operation of the circuit has been tested for a couple of
standard specifications within the band of interest, namely:
GSM and WCDMA. As an illustration, Fig. 7 shows S-
parameters for both standards, highlighting the values at the
center frequency of each standard band.
Finally, Table I sums up the measured performance of the
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Fig. 4. (a) Chip Microphotograph and (b) PCB.
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LNA by showing their main figures of merit. This performance
is compared with reported multi-standard CMOS LNAs. Note
that the circuit in this paper compares favorably to previous
LNAs while showing continuous frequency tuning capability.
CONCLUSIONS
The experimental performance of a continuously-tuned
CMOS LNA has been presented. The chip has been fabricated
in a 90-nm CMOS technology and uses a single 1V supply
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Fig. 7. Measured NF and S-parameters for (a) GSM and (b) WCDMA.
voltage. The combination of adaptive biasing and PMOS-
varactor based tuning networks allows us to adapt the per-
formance of the circuit to a number of specifications in a con-
tinuous way. Laboratory measurements show a competitive be-
havior as compared with the state-of-the art on multi-standard
LNAs, whereas keeping a reduced number of inductors —
similar to the mono-standard case. To the best of the authors’
knowledge, the chip presented in this brief, constitutes one
of the first experimental evidences of real digitally-controlled
LNAs, showing a frequency tuning range of approximately
500-MHz around a 2GHz operation frequency.
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TABLE I
LNA PERFORMANCE AND COMPARISON WITH STATE OF THE ART
Ref. Standard IIP3 (dBm) NF (dB) PDC (mW) S21 (dB)
[5]
GSM 900 -12.8 4.6
32.4
18
WLAN b/g -15.3 4.43 24
WLAN a -14.7 4.42 23
[7]
WLAN b/g -21.4 3.1 1.08
10
WLAN a -6.7 3.8 1.02
[8]
ISM -6.6 2.6 3 22.8
UNII -1 6.2 9.1 22.2
[9]
WLAN b/g 0 2.3
4
14
WLAN a 5.6 4.5 15.5
[10]
CDMA -5.8 1.75
7.5
8.42
WCDMA -5.3 1.97 10.97
[11]
WLAN b/g 4 2.8 16 14
WLAN a -3 3.9 19 16
[12] 2.9GHz–3.5GHz -10 3.6 18 6
[13]
GSM -7.5 5.2
24
28.5
WCDMA 0 5.6 29.5
WLAN b/g -4.8 5.8 23.4
1.78 GHz -9.74 3.62 19.74
1.84 GHz -10.24 3.65 19.6
This 1.92 GHz (GSM) -10.11 3.62 23 22.82
Work 1.98 GHz -10.22 3.59 22.31
2.045 GHz (WCDMA) -10.5 3.43 20.49
2.1 GHz -10.5 3.48 20.53
